Литература
.
В.В. Липаев. Из истории развития отечественной вычислительной техники для военных систем управления в реальном времени.
.
К. Колпаков. История развития авиационных бортовых цифровых вычислительных машин в России.
.
.
А. Бухтев. Проектирование встроенных систем: от концепции до кристалла. Журнал «Электронные компоненты», 2007, №1.
A. Parker, etc. System-Level Design. The VLSI Handbook—2nd ed. CRC Press, 2007.
Donald R. Cottrell. Design Automation Technology Roadmap. The VLSI Handbook—2nd ed. CRC Press, 2007.
Software-Hardware Codesign. // IEEE Design & Test of Computers, January-March 2000. pp.92-99.
M L Vallejo, J C Lopez, ”On the hardware-software partitioning problem: System Modeling and partitioning techniques”, ACM TODAES, V-8, 2003.
K Ben Chehida, M Auguin, ”HW/SW partitioning approach for reconfigurable system design”, CASES 2002.
J Henkel, R Ernst, ”An approach to automated hardware/software partitioning using a flexible granularity that is driven by high-level estimation Techniques”, IEEE Transactions on VLSI, V-9, 2001.
R Ernst, J Henkel, T Benner. ”Hardware-software co-synthesis for microcontrollers”, IEEE Design and Test,V-10, Dec 1993.
Wayne Wolf. Embedded Computing Systems and Hardware/Software Co-Design. The VLSI Handbook—2nd ed. CRC Press, 2007.
Embedded C. Стандарт ISO/IEC TR 18037:2004.
Executable and Linking Format in Wikipedia. .
Generic ELF Specification. .
Lin Yung-Chia. Hardware/Software Co-design with Architecture Description Language. Programming Language Lab. NTHU. 2003.
Д.Ю. Булычев. Разработка программно-аппаратных систем на основе описания макроархитектуры. Сборник Системное программирование.
Санкт-Петербург, 2004.
Z. Navabi. Languages for Design and Implementation of Hardware. The VLSI Handbook—2nd ed. CRC Press, 2007.
А.К. Поляков. Языки VHDL и VERILOG в проектировании цифровой аппаратуры. // М.: Солон-Пресс, 2003. 320 с.
П.Н. Бибило. Синтез логических схем с использованием языка VHDL. // М.: СОЛОН-Р, 2002. 384 с.
Volnei A. Pedroni. Circuit Design with VHDL. // MIT Press, 2004.
IEEE Standard VHDL Language Reference Manual. IEEE Std 1076-1987.
IEEE Standard Multivalue Logic System for VHDL Model Interoperability. IEEE Std 1164.
IEEE Standard VHDL Synthesis Packages. IEEE Std 1076.3-1997.
M. Rofoue, Z. Navabi. RT Level Hardware Description with VHDL. The VLSI Handbook—2nd ed. CRC Press, 2007.
Weng Fook Lee. Verilog Coding for Logic Synthesis. // John Wiley & Sons, 2003.
IEEE Standard Hardware Description Language Based on the Verilog Hardware Description Language. IEEE Std 1364-2005.
Z. Navabi. Register Transfer Level Hardware Description with Verilog. The VLSI Handbook—2nd ed. CRC Press, 2007.
Open SystemC Initiative. .
IEEE Standard System C Language Reference Manual. IEEE Std 1666-2005.
S. Mirkhani and Z. Navabi. Register-Transfer Level Hardware Description with SystemC. The VLSI Handbook—2nd ed. CRC Press, 2007.
Stephen Bailey. Comparison of VHDL, Verilog and SystemVerilog. Model Technology White Paper.
Synopsys VCS
Cadence Incisive Simulators.
P. Mishra and N. Dutt. Architecture description languages for programmable embedded systems. // IEEE Proceedings Computers and Digital Techniques., Vol. 152, No. 3, May 2005.
W. Qin, and S. Malik. Architecture description languages for retargetable compilation. // The Compiler Design Handbook, CRC Press, 2002.
H. Tomiyama, A. Halambi, P. Grun, N. Dutt, A. Nicolau. Architecture Description Languages for Systems-on-Chip Design. // Proc. Asia Pacific Conf. on Chip Design Language, 1999, pp. 109–116.
Rainer Leupers.
Retargetable Code Generation for Digital Signal Processors. Kluwer Academic Publishers, 1997.
M. Freericks. The nML Machine Description Formalism. Technical Report 1991/15, TU Berlin, Fachbereich Informatik, 1991.
A. Fauth, J. Van Praet, M. Freericks. Describing instruction set processors using nML. In Proc. of ED&TC, 1995.
Chess/Checkers Products. Target Compiler Technology. .
ISDL Project Homepage.
.
G. Hadjiyannis, S. Hanono, S. Devadas. ISDL: An Instruction Set Description Language for Retargetability. Design Automation Conference (DAC) 1997.
EXPRESSION Homepage. .
Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil Dutt and Alex Nicolau. EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator Retargetability, DATE 99.
P. Mishra, A. Shrivastava, N. Dutt. ADL-driven Software Toolkit Generation for DSE. ACM Transactions on Design Automation of Electronic Systems, pp. 1-31, 2006.
M. Reshadi, N. Dutt, P. Mishra. A Retargetable Framework for Instruction-Set Architecture Simulation. ACM Transactions on Embedded Computing Systems, Vol. 5, No. 2, pp. 431–452, May 2006.
Analog Devices Processor Development Tools. .
Texas Instruments Tools & Software Overview. .
Freescale CodeWarrior Development Tools. .
LSI DSP Products. .
NXP (Philips Semiconductors) Development Tools for Microcontrollers. .
ARM RealView Development Tools. .
TASKING - Embedded Software Development Tools. .
Raisonance Embedded Development Tools. .
Signum Embedded Development Tools. .
Nohau (ICE Technology) Development Tools. .
Keil Embedded Development Tools. .
Green Hills MULTI Integrated Development Environment. .
IAR Embedded Development Tools. .
iSystem Solutions for Embedded System Development. .
